

Fig. 1




Fig. 2




Fig. 3




Fig. 4(a)




Fig. 4(b)




Fig. 4(c)




Fig. 4(d)




Fig. 5(a)




Fig. 5(b)

$$\begin{array}{cccccccccccc}
& & & & & & B_5 & B_6 & B_7 & B_8 & B_9 & B_{10} \\
\overline{B_{1n}} & \overline{B_{2n}} & \overline{B_{3n}} & \overline{B_{4n}} & & & & & & & & \\
+ & B_{1p} & B_{2p} & B_{3p} & B_{4p} & & & & & & & \\
\hline
D_1 & D_2 & D_3 & D_4 & D_5 & D_6 & D_7 & D_8 & D_9 & D_{10} & &
\end{array}$$

	B_{xp}	$\overline{B_{xn}}$	State
$V_{ip} > V_r$ $V_{in} < V_r$	1	1	Switching
$V_{ip} > V_r$ $V_{in} > V_r$	1	0	No Switching
$V_{ip} < V_r$ $V_{in} > V_r$	0	0	Switching

Fig. 6(a)

Fig. 6(b)




Fig. 7(a)
(Prior Art)




Fig. 7(b)




Fig. 7(c)
(Prior Art)




Fig. 7(d)